

AD-A270 649



Form Approved
OMB No. 0704-0188

...gathered and maintaining the ...
...the ...

Using the time for reviewing existing data and existing data you send comments regarding this burden estimate or any other aspect of the views concerning information collection and Reports 4215, address the Bureau, Washington, DC 20543.

1. AGENCY USE ONLY (Leave blank)	2. REPORT DATE April 1993	3. REPORT TYPE AND DATES COVERED memorandum
4. TITLE AND SUBTITLE A Method for Eliminating Skew Introduced by Non-uniform Buffer Delay and Wire Lengths in Clock Distribution Trees		5. FUNDING NUMBERS N00014-92-J-4097
6. AUTHOR(S) Henry M. Wu		
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Artificial Intelligence Laboratory Massachusetts Institute of Technology 3-5 Technology Square Cambridge, Massachusetts 02139		8. PERFORMING ORGANIZATION REPORT NUMBER AIM 1-22
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES) Office of Naval Research Information systems Arlington, Virginia 22217		10. SPONSORING/MONITORING AGENCY REPORT NUMBER
11. SUPPLEMENTARY NOTES None		
12a. DISTRIBUTION/AVAILABILITY STATEMENT Distribution of this document is unlimited		12b. DISTRIBUTION CODE
13. ABSTRACT (Maximum 200 words) Non-uniformities in buffer delays and wire lengths introduce skew in clock distribution trees. Previous techniques exist for eliminating skew introduced by each of these causes, not both. This method uses a pair of matched variable delay lines to eliminate skew caused both by differing buffer delays and wire lengths.		
14. SUBJECT TERMS skew clock distribution PLL (phase locked loops)		15. NUMBER OF PAGES 5
		16. PRICE CODE
17. SECURITY CLASSIFICATION OF REPORT UNCLASSIFIED	18. SECURITY CLASSIFICATION OF THIS PAGE UNCLASSIFIED	19. SECURITY CLASSIFICATION OF ABSTRACT UNCLASSIFIED
20. LIMITATION OF ABSTRACT UNCLASSIFIED		

NSN 7540-01-280-5500

Standard Form 298 (Rev. 2-89)
Prescribed by ANSI Std. Z39-18
298-102

A Method for Eliminating Skew Introduced by Non-uniform Buffer Delay and Wire Lengths in Clock Distribution Trees.

Henry M. Wu

Artificial Intelligence Laboratory
and

Department of Electrical Engineering and Computer Science
Massachusetts Institute of Technology

A.I. Memo No. 1422

April, 1993

Abstract

Non-uniformities in buffer delays and wire lengths introduce skew in clock distribution trees. Previous techniques exist for eliminating skew introduced by each of these causes, not both. This method uses a pair of matched variable delay lines to eliminate skew caused both by differing buffer delays and wire lengths.

This report describes research done at the Artificial Intelligence Laboratory of the Massachusetts Institute of Technology. Support for the laboratory's artificial intelligence research is provided in part by the Advanced Research Projects Agency of the Department of Defense under Office of Naval Research contract N00014-92-J-4097.

93 10 8 076

93-23964



Introduction

Timing skew in clock distribution trees is caused both by non-uniformities in buffer propagation delay and wire lengths. Many commercial parts exist for solving the problem of non-uniform buffer delays. They work by regenerating the clock signal at the redistribution point with a phase-locked loop (PLL) so that the amplified signal is in phase with the reference signal received. This approach ignores the delay introduced by the wire used to deliver the clock signal to its eventual destination.

[Knight 92][3] describes a method for compensating for wire length delays. While the technique effectively eliminates skew caused by wire delay, it ignores skew caused by the signal buffers.

The following technique eliminates skew caused both by non-uniform buffer delays and differing wire lengths. As in the technique introduced in [Knight 92], a pair of matched variable delay lines is used to derive the one-way travel time from a measured round-trip delay. The method can be implemented most obviously using two wires from the source to the destination, but can also be modified to require only one wire.

The Technique

Many low-skew clock redistribution buffers work as depicted in Figure 1. A reference clock signal is received by the part. Instead of amplifying the signal, and hence suffering propagation delays that are hard to control due to part-to-part and temperature variations, a local voltage-controlled oscillator (VCO) is employed to generate a new copy of the clock signal which is then amplified. The phase of the amplified copy is measured against that of the received reference, and the VCO adjusted to correct for any errors. In essence, the part functions as a phase-locked loop with the amplified signal tracking the frequency and phase of the reference input.

The problem with this scheme is that the amplified clock must then be transmitted to its eventual receiver over wire with delay. This delay is not compensated for in the control loop of the PLL. This problem can be eliminated if the wire delay is included in the signal that is compared by the phase detector with the reference.




Figure 1: Phase-locked loop redistribution of clock signal. The PLL compares the signal at the edge of the buffer, not the destination.

A circuit as shown in Figure 2 can be used. The amplified clock is fed into a pair of matched variable delay lines. The signal is also sent to the receiver, and brought back along a path with the same electrical length as the forward path. The phase detector PD1 compares these delayed signals, and the delay lines adjusted in tandem until the two delays are the same, namely $2T_{line} + T_{pd1}$ or $2T_{delay} + T_{pd2}$. Assuming T_{pd1} can be made close to T_{pd2} , $T_{delay} = T_{line}$ and the signal at point S represents the same timing as the signal received at point R. Phase detector PD2 compares the signal at S against the reference and adjusts the phase of the amplified clock until the signal at S, and hence the signal at R, is the same in both frequency and phase as the reference.




Figure 2: The two-wire implementation of the technique. The arrival time of the amplified clock signal at the receiver is derived by the matched delay lines and sent to the PLL.

•



1

D

D

References

- [1] Hans J. Greub. *Apparatus for Skew Compensating Signals*. United States Patent 4,833,695. 1989.
- [2] Mark G. Johnson. A Variable Delay Line Phase Locked Loop for CPU-Coprocessor Synchronization. In *IEEE International Solid-State Circuits Conference*, 1988.
- [3] Thomas Knight and Henry Wu. *A Method for Skew-free Distribution of Digital Signals Using Matched Variable Delay Lines*. Memo 1282. MIT Artificial Intelligence Laboratory. 1992.
- [4] Ian A. Young, Jeff K. Greason, Jeff E. Smith, and Keng L. Wong. A PLL Clock Generator with 5 to 110MHz Lock Range for Microprocessors. In *IEEE International Solid-State Circuits Conference*, 1992.

Accession For	
NTIS GRA&I	<input checked="" type="checkbox"/>
DTIC TAB	<input type="checkbox"/>
Unannounced	<input type="checkbox"/>
Justification	
By	
Distribution/	
Availability Codes	
Dist	Avail and/or Special
A-1	